

APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. PW 278088
(M#)

Invention: SIMULATOR AND SIMULATION METHOD

Inventor (s): Toru OTSUKA

Pillsbury Winthrop LLP
Intellectual Property Group
1100 New York Avenue, NW
Ninth Floor
Washington, DC 20005-3918
Attorneys
Telephone: (202) 861-3000

This is a:

- Provisional Application
- Regular Utility Application
- Continuing Application
 - The contents of the parent are incorporated by reference
- PCT National Phase Application
- Design Application
- Reissue Application
- Plant Application
- Substitute Specification
Sub. Spec Filed
in App. No. _____ / _____
- Marked up Specification re
Sub. Spec. filed _____
In App. No. _____ / _____

SPECIFICATION

TITLE OF THE INVENTION

SIMULATOR AND SIMULATION METHOD

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the
5 benefit of priority from the prior Japanese Patent
Application No. 2000-069232, filed March 13, 2000,
the entire contents of which are incorporated herein by
reference.

BACKGROUND OF THE INVENTION

10 The present invention relates to a simulator which
reacts as if there were a real machine to debug a
mechanism control program without using any real
machine, and a simulation method.

15 Debug of a mechanism control program is done by
preparing a mechanism and hardware for driving and
controlling it (mechanism + hardware is called a real
machine), and actually controlling the real machine.

However, in this technique of actually controlling
the real machine to debug the mechanism control
20 program, full-scale debug is impossible before the real
machine is completed. Additionally, it is difficult to
intentionally generate rare anomalies, so sufficient
verification cannot be executed.

BRIEF SUMMARY OF THE INVENTION

25 It is an object of the present invention to
provide a simulator and simulation method which make
it possible to debug a control program as if a real

machine were used even before the real machine is completed, and to verify the control program by arbitrarily generating various anomalies.

In order to achieve the above problems and achieve
5 the above object, a simulator and simulation method according to the present invention have the following arrangements.

(1) According to the present invention, there
10 is provided a simulator comprising a simulation CPU, a memory write-accessible from one of the simulation CPU and a control CPU connected to the simulator and read-accessible from the other, means for causing the simulation CPU to read out control information written in the memory by the control CPU, and means for writing an execution result of execution of simulation based
15 on the control information in the memory in a state readable by the control CPU.

(2) According to the present invention, there is also provided a simulation method comprising the steps
20 of causing a control CPU to write control information in a first memory, causing a simulation CPU to read out the control information written in the first memory, causing the simulation CPU to execute simulation based on the control information, causing the simulation CPU to write a simulation result in a second memory, and causing the control CPU to read out the simulation
25 result written in the second memory.

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.

FIG. 1 is a block diagram showing the schematic arrangement of real machine hardware so as to explain debug using a real machine;

FIG. 2 is a block diagram showing the schematic arrangement of a simulator so as to explain debug without using any real machine;

FIG. 3A is a view for explaining operation (operation such as a read or write from/in a register) of the simulator shown in FIG. 2;

FIG. 3B is a flow chart showing an outline of the operation of the simulator shown in FIG. 2;

FIG. 4 is a flow chart showing interrupt

processing by a control program;

FIG. 5 is a flow chart showing task processing by the control program;

FIGS. 6A and 6B are block diagrams showing an example of the real machine;

FIG. 7 is a block diagram showing the schematic arrangement of real machine hardware (with a plurality of units) so as to explain debug using a real machine;

FIG. 8 is a block diagram showing the schematic arrangement of a simulation system (with a plurality of simulators) so as to explain debug without using any real machine;

FIGS. 9A and 9B are block diagrams showing details of the internal arrangement of a CPU-side ASIC and simulator in the simulation system shown in FIG. 8;

FIGS. 10A and 10B are flow charts showing operation of the simulation system;

FIG. 11 is a block diagram showing the schematic arrangement of a real machine having a reception section and a plurality of stack sections;

FIG. 12 is a block diagram showing the schematic arrangement of a simulation system for the real machine shown in FIG. 11;

FIG. 13 is a view showing communication formats; and

FIG. 14 is a block diagram showing a simulation system using both a simulator and a real machine.

DETAILED DESCRIPTION OF THE INVENTION

An embodiment of the present invention will be described below with reference to the accompanying drawing.

5 Debug using a real machine will be described with reference to FIG. 1, and as a comparison, debug (simulator) of the present invention without using any real machine will be described with reference to FIG. 2. FIG. 1 is a block diagram showing the schematic arrangement of real machine hardware. FIG. 2
10 is a block diagram showing the schematic arrangement of the simulator.

As shown in FIG. 1, in the real machine, an ASIC 102 (CPU side) for controlling the mechanism is connected to a control CPU 101. This ASIC 102 is connected to an ASIC 103 through a serial line 104. The ASIC 103 is connected to a motor 105, solenoid 106, and sensor 107. The control CPU 101 can control the motor 105, solenoid 106, and sensor 107 connected to the ASIC 103 by writing control information in the register of the ASIC 102.
15
20

The motor 105, solenoid 106, and sensor 107 operate in accordance with the control information transmitted from the control CPU 101 through the ASIC 103, operations of the mechanism and medium occur, and as a result, the ON/OFF state of a sensor changes. The control CPU 101 can detect the status of each
25

sensor connected to the ASIC 103 by looking up the register of the ASIC 102.

To the contrary, in the simulator, simulator hardware 114 is connected to a control CPU 113 on a 5 simulator board 112, as shown in FIG. 2. When viewed from the control CPU 113, the simulator hardware 114 has registers 114a comprising a sensor information lookup register, output port control information write register, motor control command write register, 10 response information lookup register, interrupt status register, and the like.

These registers 114a have the same arrangement as that of the register of the ASIC 102 and correspond to memories that can be read- or write-accessed from both 15 the control CPU 113 and a CPU 115. When the real machine control program is executed on the control CPU 113, operation is actually performed while looking up and write-accessing a predetermined one of the registers 114a in the simulator hardware 114.

20 Control information written in a predetermined one of the registers 114a by the control CPU 113 is transmitted, through a PCI bus 116, to a simulator program that is executed on the CPU 115 of a personal computer 111. The access through the PCI bus is 25 actually executed by a driver, and a DLL function is used to connect the CPU 115 to the driver.

The simulator program looks up a mechanism

operation description defined in advance, simulates
the operation according to the control information from
the control CPU 113, and writes a resultant change in
sensor in a predetermined one of the registers 114a of
5 the simulator hardware 114. The control CPU 113 looks
up the predetermined one of the registers 114a of the
simulator hardware 114, thereby reading the simulation
result written by the simulator program as a change in
sensor as if the control CPU 113 looked up a change in
10 sensor status as a result of mechanism operation in the
real machine.

This operation will be described with reference to
FIG. 3A. FIG. 3A is a view showing the flow of a data
read/write and interrupt processing for the registers
15 of the simulator hardware.

1. Output Port

Data written into the output port by the control
CPU 113 is written in the DP-RAM in the simulator
hardware 114. The simulator software can read out
20 the data by calling a GetPortStatus() function.

2. Command

Data written into the output port by the control
CPU 113 is written in the DP-RAM in the simulator
hardware 114. The simulator software can read out the
25 written command by calling a GetCommand() function.

3. Sensor

Sensor status data is set in the DP-RAM in the

simulator hardware 114 by calling a PutSensorStatus() function from the simulator software. The control CPU 113 reads out a predetermined address in the simulator hardware 114, thereby reading out the sensor status data.

5

4. Response

A response is set in the DP-RAM in the simulator hardware 114 by calling a PutResponse() function from the simulator software. The control CPU 113 reads out 10 a predetermined address in the simulator hardware 114, thereby reading out response data.

10

5. Interrupt

The program of the control CPU 113 treats an interrupt from the CPU 115 for simulation as a trigger. 15 Hence when the simulator software side ends processing for a predetermined period of, time (for example, 128 μ sec), updates the sensor status, and writes the response, an IssueInterrupt() function must be called to prompt the control CPU 113 side to execute the processing.

20

6. Status

The circuitry in the simulator hardware 114 updates a register corresponding to the status register 25 of the ASIC in accordance with an access on the control CPU 113 side or the simulator software side. Data to be actually updated are three bits representing write buffer full, write buffer empty, and presence of

reception data.

The above-described simulation method will be reviewed with reference to FIG. 3B. As shown in FIG. 3B, first, a command (control information) is written in a predetermined register (first memory) out of the registers 114a by the control CPU 113 (ST21). The written command is read out by the CPU 115 for simulation (ST22). Simulation based on the readout command is executed by the CPU 115 (ST23). As the simulation progresses, a simulation result (change in sensor level) is obtained. The simulation result is written in a predetermined register (second memory) out of the registers 114a by the CPU 115 (ST24). After that, the flow advances to parallel processing. On one branch of the parallel processing, the written simulation result is read out by the control CPU 113 (ST25). On the other branch of the parallel processing, an interrupt request is issued to the control CPU 113 (ST26). This interrupt is counted (ST27), and timeout data is transmitted on the basis of the count value (ST28). The interrupt processing and timeout processing will be described later in detail.

Execution synchronization between the simulator program (executed by the CPU 115) and the control program (executed by the control CPU 113) will be described next.

In the hardware of a real machine, sensor scanning

is performed at a period of 100 μ sec to 1 msec. However, a simulator program is software that runs on a personal computer, and it is difficult for the current CPU to execute simulation and reflection of its result at the same period as the sensor scanning period of the real machine. In addition, since the time required for simulation changes depending on the state of the mechanism in the simulator, synchronization with the control CPU 113 is necessary.

To obtain this synchronization, the above-described interrupt is used. The simulator side issues an interrupt request after simulation of one cycle is ended, and the sensor status and response are written in a predetermined one of the registers 114a of the simulator hardware 114.

The control program is designed to execute interrupt processing shown in FIG. 4. In this interrupt processing, mechanism control processing is triggered by an interrupt or a change in sensor. That is, when an interrupt occurs, necessary processing is executed by looking up the response register in the ASIC (simulator hardware). A change in sensor is detected by looking up the sensor register in the ASIC (simulator hardware), and corresponding processing is executed. Then, the command in the software queue is written in the ASIC (simulator hardware), and the processing is ended.

In the real machine system, the ASIC 102 generates an interrupt at a timing when a series of serial communications with the ASIC 103 are ended (the period is 100 μ sec to 1 msec, as described above).

5 In task processing shown in FIG. 5, processing is executed independently of an interrupt. However, since no stop motor command is registered before the sensor status changes, the processing is executed without any shift in phase between the control-side processing and
10 the simulator-side processing.

In the interrupt processing, the processing is executed only when the simulator issues an interrupt request. For this reason, the processing can be executed without any problem such as overflow of
15 command registration, double read of response, or read miss.

Another problem is timeout in the task processing. Generally, the control CPU 113 measures the time using an interval timer or the like. If the mechanism
20 operation is not ended in a predetermined time, a timeout error is detected. Since the speed of simulation using software is lower than the operation speed of the real machine, a timeout error occurs with the same timeout time as in the real machine.

25 As measures against this problem, the timeout value of the control CPU is changed, the timer period as a reference is shortened, or the timer is changed to

a timer synchronized with the simulator side. However,
the two former methods cannot cover a variation in
simulation execution time, and a very large margin must
be taken into consideration for the setting. In this
5 case, the simulation execution time consequently
becomes longer than necessary, or for an intentional
error, the time when the error occurs can hardly be
predicted.

To avoid these problems, interrupt requests from
10 the simulator are counted by the simulator hardware or
the software (DLL function or the like) on the personal
computer, and a simulated timer interrupt is generated
at a predetermined count interval.

The above present invention will be summarized
15 below.

1. Registers having the same arrangement as in the
real machine control system are prepared in the memory
space of the CPU for executing the control program,
thereby simulating a register read/write as if
20 a mechanism control ASIC were connected.
2. Since the speed of the simulator operated by PC
software is lower than that of the real machine
hardware, the control program has a mechanism for
establishing synchronization with the simulator side
25 (preventing any progress in phase which takes place
without waiting for the operation of hardware).

In addition, the program for operating the real machine

is made executable by the simulator with a minimum modification.

An example of the above-described real machine hardware will be described here with reference to
5 FIGS. 6A and 6B.

As shown in FIGS. 6A and 6B, a main control section 1 has a CPU 2. The main control section 1 corresponds to the above-described ASIC 102, and the CPU 2 corresponds to the above-described control CPU
10 101. A sensor ON/OFF memory 3, response memory 5, command memory 7, and port ON/OFF memory 60 are connected to the CPU 2. The sensor ON/OFF memory 3, response memory 5, command memory 7, and port ON/OFF memory 60 correspond to the above-described registers.
15 The sensor ON/OFF memory 3 is connected to a serial line 52 through a serial/parallel converter 4. The response memory 5 is connected to a serial line 53 through a serial/parallel converter 6. The command memory 7 is connected to a serial line 54 through a parallel/serial converter 8.
20

The main control section 1 also has an address/sync signal generation section 9. This address/sync signal generation section 9 is connected to a serial line 51.

25 A unit control section 20 has a switch 21 serving as a selection means to which a plurality of sensors Sa, Sb, ..., Sn are connected. The unit control section

20 corresponds to the above-described ASIC 103. The switch 21 repeats time-divisional scanning on the basis of a timing signal supplied from a sensor switching timing generation section 40 and sequentially selects
5 the signals (to be referred to as sensor signals hereinafter) from the respective sensors.

The level of each sensor signal selected by the switch 21 is converted into digital data by an A/D converter 22. This digital data is held in a sensor
10 level memory 23 as sensor level data and also supplied to a comparator 24.

The comparator 24 compares each sensor level data from the A/D converter 22 with a plurality of slice levels held in a slice level memory 25 in advance.
15 Each comparison result is held in a comparison result memory 26. The slice level memory 25 sequentially outputs a slice level corresponding to each sensor at the same timing as the scanning timing of the switch 21 on the basis of the timing signal supplied from the
20 sensor switching timing generation section 40.

The comparison results in the comparison result memory 26 are sequentially output in accordance with a timing signal (not shown) independently of the sensor scanning and converted into a serial signal by a parallel/serial converter 31. The converted serial signal is transmitted to the serial/parallel converter
25 4 in the main control section 1 through the serial

line 52.

The sensor level data in the sensor level memory 23 are sequentially read out in accordance with a timing signal (not shown) independently of the sensor scanning, selected by a selector 32 which responds to an instruction from a command analysis section 36, and then converted into a serial signal by a parallel/serial converter 33. The converted serial signal is transmitted to the serial/parallel converter 6 in the main control section 1 through the serial line 53.

A serial/parallel converter 34 converts commands transmitted from the parallel/serial converter 8 in the main control section 1 through the serial line 54 into a parallel signal. The command converted into a parallel signal is held in a command memory 35, and the held contents are analyzed by the command analysis section 36.

The command analysis section 36 analyzes a predetermined command in the command memory 35, thereby instructing the selector 32 to transmit sensor level data in the sensor level memory 23 to the main control section 1.

The command analysis section 36 also analyzes a plurality of slice levels on the basis of a predetermined command in the command memory 35 and causes the slice level memory 25 to hold the analysis results.

The command analysis section 36 also has a control

means for, upon receiving a command transmitted from the main control section 1, immediately returning the same command as that received to the main control section 1 through the selector 32 and parallel/serial converter 33 (i.e., return command for echo back check).

A sync signal reception section 30 is connected to the address/sync signal generation section 9 in the main control section 1 through the serial line 51 to receive a sync signal supplied from the address/sync signal generation section 9.

The port ON/OFF memory 60 connected to the CPU 2 is connected to a serial line 62 through a parallel/serial converter 61. The serial line 62 is further connected to an output port circuit 64 through a serial/parallel converter 63 in the unit control section 20. This output port circuit 64 is connected to a solenoid Pa, DC motor Pb, and display device Pn.

The output signal from the address/sync signal generation section 9 is connected to the serial line 51 and also to the parallel/serial converter 61. When a sync signal SYNC is at low level, the parallel/serial converter 61 outputs an address signal (A0 to A3) output from the address/sync signal generation section 9 to the serial line 62 as an SDA signal.

On the other hand, the serial/parallel converter 63 in the unit control section 20 receives an RDA

signal from the serial line 62 and outputs the signal to an address analysis section 99 and output port circuit 64. When the SYNC signal from the sync signal reception section 30 is at low level, the address 5 analysis section 99 analyzes in synchronism with the SYNC signal whether the address (A0 to A3) of the RDA signal is an address signal addressed to its own unit control section.

When the address analysis section 99 analyzes that 10 the address signal is an address to itself, the output port circuit 64 receives the RDA signal as output port data in synchronism with the sync signal SYNC of high level.

The unit control section 20 also has a motor 15 control circuit 65. Stepping motors Ma to Mn are connected to the motor control circuit 65.

Operation of the motor control circuit 65 will be described below in more detail.

The motor control circuit 65 is controlled upon 20 receiving a parameter such as the initial motor speed, maximum speed, acceleration rate, deceleration rate, or operation amount and a command for the start or end of operation from the main control section 1 through the serial line 54.

First, the CPU 2 writes parameters or commands to 25 be transmitted to the motor control circuit 65 in the command memory 7. The parallel/serial converter 8

reads out information containing various parameters and commands written in the command memory 7, converts the information into a serial signal, and transmits the serial signal to the serial/parallel converter 34 through the serial line 54. This serial signal is converted into a parallel signal by the serial/parallel converter 34 and written in the command memory 35. The contents are analyzed by the command analysis section 36, like a sensor circuit control command (sensor level read or slice level setting command). When a parameter or command should be transmitted to the motor control circuit 65, the parameter or command is transmitted to the motor control circuit 65. The motor control circuit 65 performs operation according to the thus received parameter or command.

If the parameter or command requests return of the operation result, the motor control circuit 65 transmits the operation result to the selector 32. Simultaneously, the command analysis section 36 controls the selector 32 to send the operation result from the motor control circuit 65 to the parallel/serial converter 33, which converts the operation result into a serial signal. This serial signal is sent to the serial/parallel converter 6 on the main control section 1 side through the serial line 53, converted into a parallel signal, and stored in the response memory 5. This allows the CPU 2 to read

the response of the motor control circuit 65.

Operation of the output port circuit 64 will be described next in detail.

The CPU 2 writes "1" in the port ON/OFF memory 60 at an address corresponding to an output port to be turned on or "0" at an address corresponding to an output port to be turned off. The parallel/serial converter 61 converts the contents in the port ON/OFF memory 60 into a serial signal and transmits the serial signal to the serial/parallel converter 63 through the serial line 62. The output port ON/OFF information converted into a parallel signal by the serial/parallel converter 63 is read by the output port circuit 64. The output port circuit 64 sets the output from a predetermined port in accordance with the output port ON/OFF information.

As in the above-described motor control circuit 65, if the operation result needs to be returned, it is transmitted from the output port circuit 64 to the selector 32. Simultaneously, the command analysis section 36 controls the selector 32 to send the operation result to the parallel/serial converter 33, which converts the operation result into a serial signal. This serial signal is sent to the serial/parallel converter 6 on the main control section 1 side through the serial line 53, converted into a parallel signal, and stored in the response memory 5. This

allows the CPU 2 to read the response of the response of the output port circuit 64.

The above-described contents will be reviewed here. In this control system, all of commands for the sensors Sa to Sn, commands for the output port circuit 64, and commands for the motor control circuit 65 are transmitted from the main control section 1 to the unit control section 20 side through the single serial line 54.

More specifically, under the control by the CPU 2 in the main control section 1, each command is stored in the command memory 7, converted into a serial signal by the parallel/serial converter 8, and transmitted to the serial/parallel converter 34 on the unit control section 20 side through the serial line 54. The serial signal is converted into a parallel signal by the serial/parallel converter 34 and stored in the command memory 35. The command analysis section 36 on the output side analyzes the purpose of the control command, so the command is sent to a corresponding section. The section that has received the command performs predetermined operation based on the command.

If the contents of the command or parameter sent to the section include request for return of the operation result, the response of the section is stored in the response memory 5 through the parallel/serial converter 33, serial line 53, and serial/parallel

converter 6. This allows the CPU 2 to read the response of the section.

As described above, commands for controlling the operation status of the sensors Sa to Sn, a command for controlling the operation status of the output port circuit 64, and a command for controlling the motor control circuit 65 to start/stop rotating the motor can be transmitted through the single serial line 54. For the response as well, responses from the sensors Sa to Sn, a response from the output port circuit 64, and a response from the motor control circuit 65 can be transmitted through the single serial line 53.

In this control system, the output signals from the sensors Sa to Sn are sequentially selectively output through the switch 21 and converted into digital signals by the A/D converter 22 that receives the output signals. The comparator 24 compares each digital signal with a threshold level stored in the sensor level memory 23 in advance. The comparison result is stored in the comparison result memory 26, converted into a serial signal by the parallel/serial converter 31, and transmitted to the serial/parallel converter 4 on the main control section 1 side through the serial line 52. The serial signal is converted into a parallel signal by the serial/parallel converter 4 and stored in the sensor ON/OFF memory 3.

An application example of the above-described

embodiment will be described next. The above-described embodiment assumes that the control CPU and simulator are directly connected to a single dual port RAM, and is therefore unsuitable to a flexible arrangement with
5 a plurality of simulators or a plurality of control CPUs or with the control CPU connected to another device. An application example for such an arrangement will be described below.

10 Debug using a real machine will be described with reference to FIG. 7, and as a comparison, debug (simulation system) of the present invention without using any real machine will be described with reference to FIGS. 8, 9A and 9B. FIG. 7 is a block diagram showing the schematic arrangement of real machine hardware. FIGS. 8, 9A and 9B are block diagrams
15 showing the schematic arrangement of the simulation system.

As shown in FIG. 7, in the real machine, ASICs 102a (CPU side) and 102b (CPU side) for controlling the mechanism are connected to the control CPU 101. The ASIC 102a is connected to ASICs 103-1a and 103-1b through the serial line 104. Each of the ASICs 103-1a and 103-1b is connected to the motor 105, solenoid 106, and sensor 107. The ASIC 102b is connected to ASICs 103-2a and 103-2b through the serial line 104. Each of the ASICs 103-2a and 103-2b is connected to the motor 105, solenoid 106, and sensor 107.
20
25

The control CPU 101 can control the motors 105, solenoids 106, and sensors 107 connected to the ASICS 103-1a, 103-1b, 103-2a, and 103-2b by writing control information in the registers of the ASICS 102a and 102b.

5

10

15

20

25

The motors 105, solenoids 106, and sensors 107 operate in accordance with the control information transmitted from the control CPU 101 through the ASICS 103-1a, 103-1b, 103-2a, and 103-2b, operations of the mechanism and medium occur, and as a result, the ON/OFF state of a sensor changes. The control CPU 101 can detect the status of each sensor connected to the ASICS 103-1a, 103-1b, 103-2a, and 103-2b by looking up the registers of the ASICS 102a and 102b.

To the contrary, in the simulation system, a plurality of simulators 111-1, 111-2, 111-3, and 111-4 are arranged, as shown in FIG. 8. The simulator 111-1 has simulator hardware 114-1 and CPU 115-1. The simulator hardware 114-1 and CPU 115-1 are connected through a PCI bus 116-1. The simulator 111-2 has simulator hardware 114-2 and CPU 115-2. The simulator hardware 114-2 and CPU 115-2 are connected through a PCI bus 116-2. The simulator 111-3 has simulator hardware 114-3 and CPU 115-3. The simulator hardware 114-3 and CPU 115-3 are connected through a PCI bus 116-3. The simulator 111-4 has simulator hardware 114-4 and CPU 115-4. The simulator hardware 114-4 and

CPU 115-4 are connected through a PCI bus 116-4.

The ASIC 102a (a first series) is connected to the simulator hardware 114-1, 114-2, 114-3, and 114-4.

The ASIC 102b (a second series) is also connected to the simulator hardware 114-1, 114-2, 114-3, and 114-4.

The simulator hardware 114-1, 114-2, 114-3, and 114-4 seem the same as the ASICs 103-1a, 103-1b, 103-2a, and 103-2b when viewed from the ASICs 102a and 102b. The simulator hardware 114-1, 114-2, 114-3, and 114-4 and ASICs 102a and 102b exchange information in the sensor memory, command memory, response memory, and the like through the serial line 104.

In executing the real machine control program by the control CPU 101, the simulator receives control information written by the control CPU 101, and the control CPU 101 receives an operation result written by the simulator.

The simulator program looks up a mechanism operation description defined in advance, simulates the operation according to the control information, and writes a resultant change in sensor in the simulator hardware. The control CPU 101 can read the simulation result written by the simulator program as a change in sensor as if the control CPU looked up a change in sensor status as a result of mechanism operation in the real machine.

FIGS. 9A and 9B will be briefly described.

FIGS. 9A and 9B are block diagrams showing details of the internal arrangement of the CPU-side ASIC and simulator 111-1 in the simulation system shown in FIG. 8.

5 The CPU-side ASIC 102a has a sensor memory 202, response memory 203, command memory 204, port memory 205, address/sync signal generation section 207, serial/parallel converters 208 and 209, and parallel/serial converters 210 and 211. Sensor information
10 (ON/OFF) and response information from the sensor are written in the sensor memory 202 and response memory 203, respectively. Command information and port information sent to the simulator are written in the command memory 204 and port memory 205, respectively.
15 The CPU-side ASIC 102b has the same basic arrangement as that of the CPU-side ASIC 102a.

20 The simulator 111-1 has an address/sync signal generation section 220, parallel/serial converters 221 and 222, command analysis section 223, serial/parallel converters 224, 225, 226, and 227, address/sync signal reception section 228, serial/parallel converters 229, 230, 231, and 232, sensor memory 233, response memory 234, command memory 235, port memory 236, sensor monitor memory 237, response monitor memory 238, command memory 239, sensor memory 240, response memory 241, port memory 242, write counter 260, read counter 261, comparator 262, self address holding section 270,

and address comparison section 271. Each of the simulators 111-2, 111-3, and 111-4 has the same basic arrangement as that of the simulator 111-1.

5 Operation of the simulation system will be described with reference to the flow charts shown in FIGS. 10A and 10B.

First, the control CPU 101 writes a motor start command in the CPU-side ASIC 102a (ST1). The CPU-side ASIC 102a sends the motor start command to the serial 10 line (ST2). The motor start command is stored in the command memory 235 and command analysis section 223 of the simulator 111-1 (ST3). Then, the flow branches to parallel operations.

One parallel operation will be described first. 15 The command analysis section 223 instructs the response memory 234 to send a response to the start command (ST4). The response memory 234 sends a preset response (normal start) to the start command to the CPU-side ASIC 102a through the serial line (ST5). The control 20 CPU 101 recognizes that the motor start command has normally been executed (ST6). This parallel operation is ended here.

The other parallel operation will be described next. The simulator CPU 115-1 reads out the start 25 command from the command memory 235 and starts motor operation simulation (ST7). In the motor operation simulation, the position detection sensor is turned on

(ST8). The simulator CPU 115-1 writes the position detection sensor ON information (sensor information) in the sensor memory 233 (ST9). The sensor information written in the sensor memory 233 is written in the sensor memory 202 of the CPU-side ASIC 102a through the serial line (ST10). The control CPU 101 reads and recognizes the sensor information written in the sensor memory 202 (ST11). That the position sensor is turned on is recognized, and the control CPU 101 writes a motor stop command in the command memory 204 of the CPU-side ASIC 102a (ST12). The CPU-side ASIC 102a sends the motor stop command to the serial line (ST13). The motor stop command is written in the command memory 235 and command analysis section 223 of the simulator 111-1 (ST14). The flow branches to parallel operations again.

One parallel operation will be described first. The command analysis section 223 instructs the response memory 234 to send a response to the stop command (ST15). The response memory 234 sends a preset response (normal start) to the stop command to the CPU-side ASIC 102a through the serial line (ST16). The control CPU 101 recognizes that the motor stop command has normally been executed (ST17).

The other parallel operation will be described next. The simulator CPU 115-1 reads out the stop command from the command memory 235 and stops the motor

operation simulation (ST18).

Linked operation of a plurality of simulators will be described next.

The mechanism of a real machine is constituted by
5 a number of elements, and each element has an actuator such as a motor and a sensor for monitoring the operation of the actuator. The control CPU makes link the operations of the elements, thereby implementing the function of the entire system. Although the
10 motors of the mechanisms are independently driven, the mechanisms may be related to each other.

For example, in the system shown in FIG. 11, a medium is picked up by a pickup section 301 (unit 1) and conveyed to stack sections 302 (unit 2) and 303 (unit 3). The pickup section 301 is controlled through a unit-side ASIC 313. The stack section 302 is controlled through a unit-side ASIC 314. The stack section 303 is controlled through a unit-side ASIC 315. Hence, when the medium leaves the pickup section 301,
20 the CPU-side ASIC related to control is switched.

When such a system is to be simulated by a simulator, the pickup section 301 and stack sections 302 and 303 can be simulated by a single simulator without any problem. In fact, however, the simulator hardware of one simulator and the execution speed of the simulator are limited. Hence, a plurality of simulators must be parallelly used. An example is
25

the system shown in FIG. 8.

In this case, timing synchronization between the plurality of simulators poses a problem. In the real machine, the medium physically operates (moves). For 5 this reason, a medium leaves the pickup section 301 and is immediately detected by a sensor 306 at the inlet of the stack section 302. In the simulator as well, in simulation of the pickup section 301, that the medium leaves the pickup section 301 must be transmitted to 10 simulation of the stack section 302, and the medium operation simulation must be started in the simulation of the stack section 302.

In the present invention, as shown in FIGS. 8, 9A and 9B, each simulator hardware has not only a serial I/F for the CPU-side ASIC to be controlled but also 15 hardware (reception function) for monitoring the serial I/F of the other CPU-side ASIC. This hardware corresponds to the address/sync signal reception section 228, serial/parallel converters 229, 230, 231, 20 and 232, command memory 239, sensor memory 240, response memory 241, and port memory 242.

A method of realizing synchronization between the simulators using the reception function will be described next with reference to FIGS. 11 and 12.

25 First, the flow of control in the real machine will be described with reference to FIG. 11. Medium pickup control and conveyance control to the outlet of

the pickup section 301 are done by a control CPU 316 through a CPU-side ASIC 317 and unit-side ASIC 313. On the basis of a control program executed by the control CPU 316, a feeder 310 is controlled to send
5 the medium to the convey path, and the passage of the medium is monitored by sensors 304 and 305. When the passage of the medium is detected by the sensor 305, the flow advances to control of the stack section 302.

Control of the stack section 302 is done by
10 the control CPU 316 through a CPU-side ASIC 318 and unit-side ASIC 314. In the stack section 302, the passage of the medium conveyed from the pickup section 301 is monitored by the sensor 306. When the passage of the medium is detected by the sensor 306, and the
15 medium should be stacked on a stacker 311, it is stacked on the stacker 311 by driving a gate 320. If the medium should be conveyed to a stack section 303, it is conveyed to the stack section 303 without driving the gate 320.

Control of the stack section 303 is done by the control CPU 316 through the CPU-side ASIC 318 and unit-side ASIC 315. The basic operation of the stack section 303 is the same as that of the stack section 302.

25 The flow of control in the simulator will be described next with reference to FIG. 12. As shown in FIG. 12, a pickup section simulator, stack section

simulator 405, and stack section simulator 406 are separated. The stack section simulator 405 and stack section simulator 406 are connected to the CPU-side ASIC 318. The two stack sections may be integrated
5 into one simulator, and simulation may be executed for the two stack sections. However, the simulator processing capability may fall short, so use of separate simulators warrants higher flexibility.

The control CPU 316, CPU-side ASIC 317, and CPU-side
10 ASIC 318 are the same as those in the real machine.

When the control CPU 316 attempts to control the pickup section 301 through the CPU-side ASIC 317 and CPU-side ASIC 318, actually, simulator hardware 407 in a pickup section simulator 404 receives an instruction
15 such as a motor driving command through the CPU-side ASIC 317, and pickup operation simulation is started. Consequently, the pickup section simulator 404 simulates pickup of a medium and arrival and passage of it to the sensor in the real machine, and transmits
20 a signal corresponding to the sensor output to the CPU-side ASIC 317 in accordance with the simulation state. The control CPU 316 executes control as if the medium were picked up and passed through each sensor in the real machine. After simulation to the sensor
25 passage is executed by the pickup section simulator 404, the stack section simulator 405 takes over the simulation.

The other system monitor terminal of simulator hardware 409 in the stack section simulator 405 is connected to the serial line of the CPU-side ASIC 317. The stack section simulator 405 can monitor the control information from the CPU side, such as the port ON/OFF signal, and the simulation result such as the sensor ON/OFF signal exchanged between the CPU-side ASIC 317 and the pickup section simulator 404. With the above mechanism, the stack section simulator 405 recognizes the timing of the medium passage and starts simulating medium conveyance in the pickup section simulator 404 after a predetermined delay from the passage.

Details of the simulator hardware 407, 409, and 411 will be described next.

Address selection will be described first. In the real machine, for example, up to 16 unit-side ASICs can be connected to one CPU-side ASIC. All the unit-side ASICs are connected to the CPU-side ASIC through a serial line. Address data sent from the CPU-side ASIC is input to the unit-side ASICs through the serial line. By this address data, a specific unit-side ASIC is selected. The selected specific unit-side ASIC starts transmitting/receiving data. Simulator hardware is also selected by an address.

The simulator CPU 115-1 shown in FIG. 9B writes the designated address in the self address holding section 270. The address comparison section 271

compares the address data received by the address/sync signal generation section 220 with the address held in the self address holding section. If the addresses match, a transmission enable signal is sent to the parallel/ serial converters 221 and 222 and a reception enable signal to the serial/parallel converters. With this operation, simulation of control of the unit having the address written in the self address holding section 270 becomes possible. The self address holding section 270 can hold a plurality of addresses (16 at maximum). Simulation of a mechanism controlled by a plurality of unit-side ASICs can be executed using one simulator.

Command reception will be described next.

Commands from the CPU-side ASIC are sent at a short interval of, e.g., $128 \mu\text{sec}$. For this reason, the simulator software cannot receive all commands in some cases. To cope with this problem, the command memory 235 has a memory area capable of holding a plurality of commands. Even when a command is read out by the simulator software with a slight delay, the operation can be continued without any command reception error. In addition, when the simulator software reads out a command with a delay, the next command may be sent and overwrite the contents in the command memory 235 before the preceding command in the command memory 235 is read out. In this case, since command reception by the

simulator software is omitted, and a simulation result error occurs, this error need to be displayed. More specifically, the write counter 260 for counting the write from the serial/parallel converter 224 and the
5 read counter 261 for counting the read from the simulator CPU 115-1 are prepared. If the difference in count value between the two counters exceeds the number of command holdable in the command memory 235, the comparator 262 holds the error. After the simulation
10 is ended, the simulator checks the contents in the comparator 262. If an error is held, this error is displayed.

Response sending will be described next. The unit-side ASIC in the real machine analyzes a command received by the command analysis section 36 in FIG. 6B, controls the selector 32 in accordance with the analysis result, and sends response data. The response data is the operation result of the unit-side ASIC. Since only data that has already been held needs to be sent, the response is returned in a very short time of, e.g., 200 nsec. The communication between the CPU-side ASIC and the unit-side ASIC in the real machine is a permanent protocol where response reception starts immediately after command sending (FIG. 13). If the response delays, the CPU-side ASIC causes an error.
20
25 For this reason, it is hard to execute response sending processing next to command reception by the simulator

software.

The simulator hardware holds response contents in the response monitor memory 238 in advance. Upon receiving a command, the command analysis section 223 automatically selects a corresponding response and sends it from the response memory.

Sending of sensor ON/OFF information will be described finally. Transmission of a sensor ON/OFF signal from the unit-side ASIC to the CPU-side ASIC must be done in a time as short as possible to prevent deterioration in accuracy of monitor time of the sensor. For example, when the transmission interval of the sensor ON/OFF signal is 1 msec, the time until the CPU-side ASIC recognizes the change in sensor status varies on the order of 1 msec (an error occurs). In the real machine, the transmission interval of the sensor ON/OFF signal is, e.g., 128 μ sec.

However, it is difficult in simulation on the simulator to always maintain the transmission interval of 128 μ sec because the execution time changes depending on conditions. In the present invention, sensor information (ON/OFF information) written by the simulator CPU 115-1 is held in the sensor memory 233, and the sensor information previously written in the sensor memory 233 is sent until the contents of the sensor memory 233 are updated by the simulator CPU 115-1. This prevents any operation error due to the

sensor signal when viewed from the control CPU.

As shown in FIG. 14, a simulator and a real machine mechanism may be simultaneously used. With the arrangement shown in FIG. 14, only some mechanisms of the system can be simulated by the simulator, and for the remaining mechanisms, the real machine can be used to confirm the entire system operation. As described above, a simulator can monitor the operation of another simulator. That is, in the arrangement shown in FIG. 14, the simulator can monitor the operation of the real machine and execute simulation while keeping synchronization with the operation of the real machine.

According to the above-described application examples, the following effects can be obtained.

Since the unit-side ASIC of mechanism control hardware is simulated and made connectable to the CPU-side ASIC through a serial line, mechanism operation can be simulated as if a unit were connected without modifying the control hardware of the real machine.

When a plurality of simulators are used, the simulators are allowed to mutually monitor control information and sensor change information from the control CPU, thereby synchronizing their operations with each other.

When a plurality of CPU-side ASICs are used, separate serial lines are used, and therefore, the

above mutual monitor is impossible. However, when
a function of monitoring the remaining serial lines
is prepared in each simulator, the operations can be
synchronized as if the simulators were connected to
5 a single CPU-side ASIC.

According to the present invention, a simulator
and simulation method which make it possible to debug a
control program as if a real machine were used even
before the real machine is completed, and to verify the
10 control program by arbitrarily generating various
anomalies can be provided.

Additional advantages and modifications will
readily occur to those skilled in the art. Therefore,
the invention in its broader aspects is not limited to
15 the specific details and representative embodiments
shown and described herein. Accordingly, various
modifications may be made without departing from the
spirit or scope of the general inventive concept as
defined by the appended claims and their equivalents.